## Digital Comparator

| メタデータ | 言語：eng |
| :---: | :--- |
|  | 出版者： |
|  | 公開日：2010－04－05 |
|  | キーワード（Ja）： |
|  | キーワード（En）： |
|  | 作成者：Kosako，Hideo，Oshima，Katsuya，Kojima， |
|  | Yoshiaki |
|  | メールアドレス： |
|  | 所属： |
| URL | https：／／doi．org／10．24729／00008890 |

# Digital Comparator 

Hideo Kosako*, Katsuya Oshima* and Yoshiaki Kojima*

(Received June 16, 1967)


#### Abstract

A problem in comparating two bit-patterns is important to screening and other functions in nearly all data-processing systems.

While the number and arrangement of components used exceed the demands for the functional requirments. Here we introduce a simple digital comparator which exhibites the functions of the high speed operation. This paper proposes principally the theoretical approaches and the experiments for the new comparator circuit.


## 1. Introduction

A standard method of performing a digital comparison is to use an exclusive-OR circuit for each pair of bits to be compared in two bit-patterns. Each decision of "greater than", "less than" or "equal to" is scanned serially from the most significant bits down to the least significant bits. Another approach consists of taking the complement of one register, adding it to another register and looking for the carry generated by the most significant bit. There are also some different digital comparators using many components ${ }^{1)}$.

The disadvantage for each of these methods of digital comparison is in the amount of time involved in obtaining the decision. This time loss may lie in either the scanning rate or the carry propagation time. Another disadvantage common to such method is the complex circuitry required.

A comparator that avoids these problems is discribed in this paper. This comparator obtains the decision by the voltage polarities, positive, zero and negative, generated by the most significant bit as the output of the comparator.

## 2. Principles

The block diagram of a comparator is shown in Fig. 1. This diagram will be used for the explanations of the comparison method to two bit-patterns of $n$ bits.
$D_{0}, D_{1}, D_{2}, \cdots, D_{n}$ denote each diode, which has in serial a resister of a little value, connected in serial, and $\mathrm{S}_{1}, \mathrm{~S}_{2}, \cdots, \mathrm{~S}_{n}$ or $\mathrm{S}_{1}^{\prime}, \mathrm{S}_{2}^{\prime}, \cdots, \mathrm{S}_{n}^{\prime}$ are the switching elements used for producing positive or negative voltage at each of points $p_{1}, p_{2}, \cdots, p_{n}$ as shown in Fig. 1.

The pulses $u_{i}$ and $v_{i}$, where $\mathrm{i}=1,2, \cdots, \mathrm{n}$, are input signs applied to the switching elements $\mathrm{S}_{i}$ and $\mathrm{S}_{i}^{\prime}$ respectively. Now let ( $x_{1}, x_{2}, \cdots, x_{n}$ ) and ( $y_{1}, y_{2}, \cdots y_{n}$ ) be the two

[^0]bit-patterns to be compared and suppose we have logical relations
\[

$$
\begin{equation*}
u_{i}=x_{i} \wedge \bar{y}_{i}, \quad v_{i}=\bar{x}_{i} \wedge y_{i} \tag{1}
\end{equation*}
$$

\]

such that obtain the comparison relations to a pair of bits in the two bit-patterns. This circuit can be used to decide quickly one of "greater than", "less than" and "equal to" in two bit-patterns. The most significant bit in a bit-pattern is represented by $x_{1}$. $y_{1}$ denotes the most significant bit to be compared with the reference bit $x_{1}$. And the least significant bits are $x_{n}$ and $y_{n}$.

If $x_{i}>y_{i}, u_{i}$ is true and $v_{i}$ is false. Then the switching element $\mathrm{S}_{i}$ will be closed to obtain the voltage of positive polarity at the point $p_{i}$. If $x_{i}<y_{i}, u_{i}$ is false and $v_{i}$ is true. Then the switching element $S_{i}^{\prime}$ will be closed to obtain the voltage of negative polarity at the same point. Also, if $x_{i}=y_{i}$, both $\mathrm{S}_{i}$ and $\mathrm{S}_{i}^{\prime}$ are opened and no voltage is fed into $p_{i}$. At the point $P_{0}$ this comparator can obtain the decision by sensing the three electrical states, namely positive polarity, no polarity and negative polarity.

Here we are interested in describing the original idea that has been attained to the realization of such a circuit configuration.


Fig. 1. Block diagram of digital comparator.

## (1) Theoretical approaches

The block diagram shown in Fig. 1 can be approached by using the elementary general idea of set theory.

## Definition 1:

$A$ set $K$ containing subsets $X$ and $Y$ can be classified to four subsets $A, B, C$ and $D$ given below:

$$
\begin{align*}
& \mathrm{A}=\mathrm{X} \cup \mathrm{Y}-\mathrm{Y} \\
& \mathrm{~B}=\mathrm{X} \cup \mathrm{Y}-\mathrm{X} \\
& \mathrm{C}=\mathrm{X} \cap \mathrm{Y}  \tag{1}\\
& \mathrm{D}=\mathrm{K}-(\mathrm{X} \cup \mathrm{Y})
\end{align*}
$$

Then, it is clear that these four sets are subsets of a set K and also complements among these sets are all empty.

Let K be a well-ordered set representing the order of pairs to be comparated with elements denoted by $c_{i}(i=1,2 ; \cdots, n)$. Then

$$
\begin{equation*}
(\mathrm{K},-3)=\left(c_{1}, c_{2}, \cdots, c_{n}\right) \tag{2}
\end{equation*}
$$

Now, suppose that two bit-patterns are binary numbers, which denoted by

$$
\begin{array}{ll}
N_{x}=\left(x_{1}, x_{2}, \cdots, x_{n}\right), & x_{i} \in \mathrm{X} \\
N_{y}=\left(y_{1}, y_{2}, \cdots, y_{n}\right), & y_{i} \in \mathrm{Y} \tag{3}
\end{array}
$$

Here $x_{i}$ and $y_{i}(i=1,2, \cdots, n)$ are logical variables. We have the four states in combinations of a pair of bits, $(0,0),(0,1),(1,0)$ and $(1,1)$.

## Definition 2:

By assignning an element $c_{i}$ in a well-ordered set K to one of four subsets shown by eq. (1) according to the four combinations of a pair of bits $\left(x_{i}, y_{i}\right)$, the four states representing in Def. 1 are rewritten by

$$
\begin{align*}
& \left\{c_{i} \mid x_{i} \bar{y}_{i}=1\right\} \equiv \mathrm{A} \\
& \left\{c_{i} \mid \bar{x}_{i} y_{i}=1\right\} \equiv \mathrm{B} \\
& \left\{c_{i} \mid x_{i} y_{i}=1\right\} \equiv \mathrm{C}  \tag{4}\\
& \left\{c_{i} \mid \bar{x}_{i} \bar{y}_{i}=1\right\} \equiv \mathrm{D} .
\end{align*}
$$

The Boolean expressions $x_{i} \bar{y}_{i}=1$ and $\bar{x}_{i} y_{i}=1$ imply essencially relations $x_{i}>y_{i}$ and $x_{i}<y_{i}$ respectively, and both $x_{i} y_{i}=1$ and $\bar{x}_{i} \bar{y}_{i}=1$ take a relation $x_{i}=y_{i}$.

## Theorem 3:

Statements $x_{i}>y_{i}$ and $x_{i}<y_{i}$ are equivalent to statements $c_{i} \in \mathrm{~A}$ and $c_{i} \in \mathrm{~B}$ respectively, and also a statment $x_{i}=y_{i}$ is equivalent to a statement $c_{i} \in \mathrm{C} \cup \mathrm{D}$.

Proof.
Let $\mathrm{Q}_{1}$ be a statement $x_{i}>y_{i}$, and let $\mathrm{R}_{1}$ be a statement $c_{i} \in \mathrm{~A}$. From Def. 2, it is clear that

$$
Q_{1} \Rightarrow R_{1} .
$$

Next, an element $c_{i}$ of the set K must belong to one of four subsets, and every intersec tion of subsets in K is empty.

Therefore, if $R_{1}$ then $Q_{1} ; R_{1} \Rightarrow Q_{1}$. Thus

$$
\begin{equation*}
\mathrm{Q}_{1} \Leftrightarrow \mathrm{R}_{1} \tag{a}
\end{equation*}
$$

Similary, the relation between the statement $x_{i}<y_{i}$ demoted by $\mathrm{Q}_{2}$ and $c_{i} \in \mathrm{~B}$ denoted by $R_{2}$ is also

$$
\begin{equation*}
\mathrm{Q}_{2} \Leftrightarrow \mathrm{R}_{2} \tag{b}
\end{equation*}
$$

Let $\mathrm{Q}_{3}$ be a statement $x_{i}=y_{i}$, and let $\mathrm{R}_{3}$ be a statement $c_{i} \in \mathrm{C} \cup \mathrm{D}$. If $\mathrm{R}_{3}$ is true, then both $R_{1}$ and $R_{2}$ are false from Def. 2, and it is also clear that both $Q_{1}$ and $Q_{2}$ are false from relations (a) and (b). Accordingly, a statment $Q_{3}$ must be true from Def. 2.

Conversely, if $R_{3}$ is false, either $R_{1}$ or $R_{2}$ is true. In such case, $Q_{3}$ is false from (a) and (b). Hence we will have a relation

$$
\mathrm{Q}_{3} \mathrm{R}_{3} \vee \overline{\mathrm{Q}}_{3} \overline{\mathrm{R}}_{3} \equiv \mathrm{Q}_{3} \Leftrightarrow \mathrm{R}_{3} .
$$

Let $x_{1}$ and $y_{1}$ be, respectively, the most significant bits in the two bit-patterns $N_{x}$ and $N_{y}$, and $x_{n}$ and $y_{n}$ be the least significant bits in the same patterns.

A set $\left\{c_{i}\right\}(i=1,2, \cdots, \mathrm{n})$ will be a well-ordered set forming a line sequencially from higher order down to lower one, as denoted by

$$
\left(c_{1}-3 c_{2}-3 c_{3}-3 \cdots-3 c_{n}\right) .
$$

## Definition 4:

Let a set $P$ be a direct sum of $A$ and $B$;

$$
\mathrm{P}=\mathrm{A}+\mathrm{B}
$$

Set $P$ is also a well-ordered set and contains only such elements that obtain the decision for comparisons of each ordered pair.

## Theorem 5:

The first element of the set P , denoted by $\min \mathrm{P}$, is either $\min \mathrm{A}$ or $\min \mathrm{B}$.
Proof:
Assume P is a non-empty set. Thus, there exists a element $\min \mathrm{P}$, denoted by $c_{m}$. If $c_{m} \in \mathrm{~A}$, then $c_{m}=\min \mathrm{A}$, and if $c_{m} \in \mathrm{~B}$, then $c_{m}=\min \mathrm{B}$.

Next, suppose subsets $\mathrm{A}, \mathrm{B}$ are both non-empty sets. there exist $\min \mathrm{A}$ and $\min \mathrm{B}$, denoted respectively by $c_{k}$ and $c_{l}$, in the set P . And these elements must mutually take either the order $c_{k}-3 c_{l}$ or $c_{l}-3 c_{k}$. Thus $c_{m}$ will be equally either $c_{k}$ or $c_{l}$ from Def. 4.

## Theorem 6:

$$
\begin{array}{lll}
\text { (1) } N_{x}=N_{y} & \text { iff } & c_{i} \in \mathrm{C} \cup \mathrm{D}, \quad(i=1,2, \cdots, \mathrm{n}) \\
\text { (2) } N_{x}>N_{y} & \text { iff } & c_{m} \in \mathrm{~A}, \\
\text { (3) } N_{x}<N_{y} & \text { iff } & c_{m} \in \mathrm{~B} .
\end{array}
$$

## Proof for (1):

From Theorem 3, it is clear that $x_{i}=y_{i}$ iff $c_{i} \in \mathrm{C} \cup \mathrm{D}$. If $N_{x}=N_{y}$, relations for all pairs will be $x_{i}=y_{i}$. Theorem 3 must be organized for all indexes $i$.

Proof for (2) and (3):
If $N_{x}>N_{y}$ or $N_{x}<N_{y}$, there exists at least one of $n$ elements in the set P and one of them must be a element $c_{m}$ of the highest order in elements that belong to the set P .

From Theorem 3, it is clear that

$$
x_{m}<y_{m} \quad \text { iff } \quad c_{m} \in \mathrm{~A}
$$

and

$$
x_{m}<y_{m} \quad \text { iff } \quad c_{m} \in \mathrm{~B}
$$

Hence, $x_{m}>y_{m}$ and $x_{m}<y_{m}$ are respectively equivalent to $N_{x}>N_{y}$ and $N_{x}<N_{y}$, for there exist no elements $c_{i}$ such that $c_{i}-\mathcal{\beta} c_{m}$ in the set P .

Hence, with associations between the general consideration above and the actions of the comparator as shown in Fig. 1, it follows that
(1) The elements $c_{1}, c_{2}, \cdots, c_{n}$ in a well-ordered set K are regarded as on-off states of each pair of switches.
(2) Let $u_{i}$ be the output of implication logic $x_{i} \bar{y}_{i}$, and $v_{i}$ be the output of another implication logic $\bar{x}_{i} y_{i}$. If $u_{i}=1$, then the switch $\mathrm{S}_{i}$ is on and $\mathrm{S}_{i}^{\prime}$ is off. Such a state of the switch will be equivalent to the statement $c_{i} \in A$. In the case of $v_{i}=1$, the state of the switches $\mathrm{S}_{i}, \mathrm{~S}_{i}^{\prime}$ will be equivalent to $c_{i} \in \mathrm{~B}$. And also if $u_{i}=v_{i}=0$, then both switches are off, and this state will be equivalent to $c_{i} \in \mathrm{C} \cup \mathrm{D}$.
(3) If $c_{i} \in \mathrm{~A}$, the positive voltage would be fed into a point $p_{i}$ on a line of serial diodes through $\mathrm{S}_{i}$ and if $c_{i} \in \mathrm{~B}$, the negative voltage would be fed into $p_{i}$.
(4) If $u_{k}=1$ and $v_{l}=1$, where $k, l$ are indexes that denoted in Theorem 5, then output voltage at a point $p_{0}$ indicates positive or negative polarity according to $k<l$ or $l<k$. Such actions of serial diodes would be explained by two statements in Theorem 6.

## (2) Boolean expressions

The decision of the comparison for the two bit-patterns will be directly induced by Boolean expressions.

We use again relations shown in eq. (1) for two bit-patterns $\left(x_{1}, x_{2}, \cdots, x_{n}\right)$ and $\left(y_{1} y_{2}\right.$ $\left.\cdots, y_{n}\right)$. Imagine a circuit in which all switches between a pair of $j+1$ th, $\left(\mathrm{S}_{j+1}, \mathrm{~S}_{j+1}^{\prime}\right)$, and a final pair, $\left(\mathrm{S}_{n}, \mathrm{~S}_{n}^{\prime}\right)$, are removed from a comparator shown in Fig. 1. Now, let $\mathrm{F}_{j}^{+}$ be a logical function such that takes 'one' if such comparator indicates positive polarity at a point $p_{0}$ in it.

Then for all combinatins among logical variables $u_{1}, u_{2}, \cdots, u_{j}, v_{1}, v_{2}, \cdots, v_{j}$, suppose relations as follows;
and at the point $p_{j}$,

$$
\begin{gather*}
F_{j}^{+}=f\left(u_{1}, u_{2}, \cdots, u_{j}, v_{1}, v_{2}, \cdots, v_{j}\right)  \tag{5}\\
k_{j}=u_{j} \bar{v}_{j} \tag{6}
\end{gather*}
$$

Next, suppose the circuit in which a pair of $j+1$ th is added to the above circuit, then the relation (6) will be replaced by

$$
\begin{equation*}
k_{j}^{\prime}=\bar{v}_{j}\left(u_{j} \vee k_{j+1}\right) \tag{7}
\end{equation*}
$$

Applying eq. (6) to eq. (7) gives

$$
\begin{equation*}
k_{j}^{\prime}=\bar{v}_{j} u_{j}^{\prime}, \tag{8}
\end{equation*}
$$

where

$$
u_{j}^{\prime}=u_{j} \vee u_{j+1} \bar{v}_{j+1}
$$

Then, containing variable $u_{j+1}$ and $v_{j+1}$ in eq. (5) gives

$$
\begin{equation*}
F_{j+1}^{+}=f\left(u_{1}, u_{2}, \cdots, u_{j+1}, v_{1}, v_{2}, \cdots, v_{j+1}\right) \tag{9}
\end{equation*}
$$

and using from eq. (5) to eq. (9) gives

$$
\begin{equation*}
F_{j+1}^{+}=f\left(u_{1}, u_{2}, \cdots, u_{j-1}, u_{j}^{\prime}, v_{1}, v_{2}, \cdots, v_{j}\right) \tag{10}
\end{equation*}
$$

From eq. (5) and (10), it will be found that the logical function $F_{j+1}^{+}$can be given by the relation with $u_{j}$ and $u_{j}^{\prime}(1 \leq j \leq \mathrm{n}-1)$, transposed in eq. (5).

If $j=1$, then eq. (5) will be given by

$$
\begin{equation*}
F_{1}^{+}=u_{1} \bar{v}_{1} \tag{11}
\end{equation*}
$$

Thus, applying eq. (10) for all variables will give

$$
\begin{equation*}
F_{n}^{+}=\bar{v}_{1}\left\{u _ { 1 } \vee \overline { v } _ { 2 } \left\{u_{2} \vee \cdots \bar{v}_{i}\left\{u_{i} \vee \bar{v}_{i+1}\left\{u_{i+1} \vee \cdots \vee \bar{v}_{n-1}\left\{u_{n-1} \vee \bar{v}_{n} u_{n}\right\}\right\} \cdots\right\}_{n-1}\right.\right. \tag{12}
\end{equation*}
$$

Also, applying eq. (1) to eq. (12) gives

$$
\begin{align*}
F_{n}^{+}= & x_{1} \bar{y}_{1} \vee\left(x_{1} \vee \bar{y}_{1}\right)\left\{x_{2} \bar{y}_{2} \vee\left(x_{2} \vee \bar{y}_{2}\right)\{\cdots \cdots\right. \\
& \left.\left.\cdots \cdots\left(x_{n-2} \vee \bar{y}_{n-2}\right)\left\{x_{n-1} \bar{y}_{n-1} \vee\left(x_{n-1} \vee \bar{y}_{n-1}\right) x_{n} \bar{y}_{n}\right\}\right\} \cdots\right\}_{n-1} . \tag{13}
\end{align*}
$$

We may be similarly analyzed the logical relation $F_{n}^{-}$such that results the negative voltage to the output termination $p_{0}$. Hence $F_{n}^{-}$will be simply given by the relation with $x_{i}$ and $y_{i}$, transposed in eq. (13), that is

$$
\begin{align*}
F_{n}^{-}= & \bar{x}_{1} y_{1} \vee\left(\bar{x}_{1} \vee y_{1}\right)\left\{\overline { x } _ { 2 } y _ { 2 } \vee \left(\bar{x}_{2} \vee y_{2}\{\cdots \cdots\right.\right. \\
& \left.\cdots \cdots\left(\bar{x}_{n-2} \vee y_{n-2}\right)\left\{\bar{x}_{n-2} y_{n-1} \vee\left(\bar{x}_{n-1} \vee y_{n-2}\right) \bar{x}_{n} y_{n}\right\} \cdots\right\}_{n-1} . \tag{14}
\end{align*}
$$

The equation (13) implies that $N_{x}>N_{y}$ if $F_{n}^{+}=1$ and $N_{x} \leq N_{y}$ if $F_{n}^{+}=0$. The equation (14) implies that $N_{x}<N_{y}$ if $F_{n}^{-}=1$ and $N_{x} \geq N_{y}$ if $F_{n}^{-}=0$. If the output shows zero, $N_{x}$ is equal to $N_{y}$, and then $F_{n}^{+}=F_{n}^{-}=0$. As an example, the relation (13) will be denoted by logic as shown in Fig. 2. This logic is well known as the circuit ${ }^{2}$ ) which is used to decide either $N_{x}>N_{y}$ or $N_{x} \leq N_{y}$, but can not obtain a decision among $N_{x}>N_{y}$, $N_{x}<N_{y}$ and $N_{x}=N_{y}$.


Fig. 2. Logic for $N_{x}>N_{y}$.

## 3. Circuits and experiments

Fig. 3 shows a digital comparator ${ }^{3}$ realized to perform the tests of comparative behaviors. The two lattice circuits consisted of $R$ and $C$ are voltage sources; one is the positive source and another is the negative. Resistors, denoted by R, dividing equally voltage $E_{1}^{+}-E_{2}^{+}$or $E_{1}^{-}-E_{2}^{-}$with $\mathrm{n}+1$ are used to compensate the potential difference of each diode. The resisters, denoted by r , are inserted for current limiting. The comparator shown in Fig. 3 has the comparative function for patterns of 6 bits.


Fig. 3. Digital comparator circuit.
Pulses $u_{1}, u_{2}, \cdots, u_{n}$, provided as inputs to each of switching transistors $\mathrm{T}_{1}, \mathrm{~T}_{2}, \cdots, \mathrm{~T}_{n}$, have to take negative polarity, while $v_{1}, v_{2}, \cdots, v_{n}$, provided as inputs to each of $\mathrm{T}_{1}^{\prime}, \mathrm{T}_{2}^{\prime}, \cdots, \mathrm{T}_{n}^{\prime}$, have to take the positive. And these pulses are generated by implication logics as shown together in Fig. 3.

For example, let

$$
N_{x}=(011101)_{2} \quad N_{y}=(010110)_{2}
$$

be two binary numbers to be compared. Then pulses $u_{3}, u_{6}$ and $v_{5}$ are provided to close the trasistors corresponding. Accordingly, the circuit connected between positive and negative sources is only $\mathrm{T}_{3} \mathrm{D}_{3} \mathrm{D}_{4} \mathrm{~T}_{5}^{\prime}$ and then the polarity at the point $p_{3}$ shows positive. Accordingly, the output of the comparator takes the positive pulse and obtains the decision such that $N_{x}>N_{y}$.

This comparator, in reality, makes use of a shaping circuit, connected with the point $p_{0}$, which produces separately positive and negative pulses.

A comparator, which can perform the comparative operations for more long length of bit-patterns, will be realized by a configuration shown in Fig. 4. The circuit of such system as shown in Fig. 3 unfits for the comparison of the two bit-patterns such as run into scroes of bits, because of voltage drops of each serial diode and long carry propagation time. We found the system shown in Fig. 4 by dividing bit-patterns to be compared into some groups, each of which consists of several bits. These groups, denoted by $\mathrm{C}_{1}, \mathrm{C}_{2}$,
$\cdots, \mathrm{C}_{n}$, have the comparative function as well as shown in Fig. 3 and obtain the comparative decisions nealy at once. The final comparative decision will be obtained by a group $\mathrm{C}_{0}$, which is equivalent to groups above.


Fig. 4. Comparator system for the long length bit-pattern.
Experiments were done to ascertain the operations of the comparison with the circuit shown in Fig. 3. Photo. 1 shows the iterative waveforms of a switching pulse (a) and an output pulse (b) generated by the shaping circuit. The result shown in (b) is a waveform which obtains the decision between two binary numbers $(001010)_{2}$ and $(000101)_{2}$ as an example. This comparator operated accuratly as well for many other examples.


Photo. 1. The iterative waveform of a switching pulse $v_{4}$ of 1 V (a) and an output pulse of 5 V (b).

## 4. Conclusions

A new digital comparator was realized by applying the general idea of set theory. As mentioned above, this comparator can obtain a decision among $N_{y}>N_{x}, N_{x}<N_{y}$ and
$N_{x}=N_{y}$, by detecting three electrical states; positive polarity, negative polarity and no polarity, and be designed with simple circuit configurations. Further this circuit will be able to perform more quickly operation by employing high speed switching components in it, and also will be applied to nearly all data-processing systems.

## References

1) R.A. Hedin, Electronic Design, 13, Oct. 11 (1965).
2) Computer Handbook, Information Processing Society of Japan Press, p. 2-98 (1966).
3) H. Kosako, K. Oshima and Y. Kojima, Lecture in Annal Joint Meeting of I.E.C.E. of Japan (1966).

[^0]:    * Department of Electronics Engineering, College of Engineering.

